Gigabyte GN-BR404W

From Appelwiki
Revision as of 18:53, 4 April 2006 by Arco (talk | contribs)

A peek inside

Br404top.jpg Br404bottom.jpg (note: look at the power Q2 and see what the wrong adapter did *murml* *murml*)

The console port

JP5:
?  O O TX
RX O X ?

The CPU

# cat /proc/cpuinfo
cpu family      : SH-4
cache size      : 8K-byte/16K-byte
bogomips        : 239.20
Machine: Gigabyte 7751Rgn
CPU clock: 240.01MHz
Bus clock: 120.00MHz
Peripheral module clock: 60.00MHz

The boot with RESET

========================================================================
===                    SH IPL+g version 1.03 - 16M                    ==
========================================================================
Booting from flash!
Setup Linux Kernel Parameters!
mem=16M sh_mv=MN75XX console=ttySC0,115200 root=/dev/mtdblock3 ro 
Copy Linux Kernel & File System from flash to dram
Uncompressing Linux... Ok, booting the kernel.
Linux version 2.4.20 (jkglee@NPCD94) (gcc version 3.0.4) #99 Wed Aug 3 21:41:14 CST 2005
On node 0 totalpages: 4096
zone(0): 4096 pages.
zone(1): 0 pages.
zone(2): 0 pages.
Kernel command line: mem=16M sh_mv=MN75XX console=ttySC0,115200 root=/dev/mtdblock3 ro 
Setting GDB trap vector to 0x80000100
CPU clock: 240.01MHz
Bus clock: 120.00MHz
Module clock: 60.00MHz
Interval = 150010
Linux version 2.4.20 (jkglee@NPCD94) (gcc version 3.0.4) #99 Wed Aug 3 21:41:14 CST 2005
Linux version 2.4.20 (jkglee@NPCD94) (gcc version 3.0.4) #99 Wed Aug 3 21:41:14 CST 2005
On node 0 totalpages: 4096
On node 0 totalpages: 4096
zone(0): 4096 pages.
zone(0): 4096 pages.
zone(1): 0 pages.
zone(1): 0 pages.
zone(2): 0 pages.
zone(2): 0 pages.
Kernel command line: mem=16M sh_mv=MN75XX console=ttySC0,115200 root=/dev/mtdblock3 ro 
Kernel command line: mem=16M sh_mv=MN75XX console=ttySC0,115200 root=/dev/mtdblock3 ro 
Setting GDB trap vector to 0x80000100
Setting GDB trap vector to 0x80000100
CPU clock: 240.01MHz
CPU clock: 240.01MHz
Bus clock: 120.00MHz
Bus clock: 120.00MHz
Module clock: 60.00MHz
Module clock: 60.00MHz
Interval = 150010
Interval = 150010
Calibrating delay loop... 239.20 BogoMIPS
Memory: 13904k/16384k available (1217k kernel code, 2480k reserved, 186k data, 48k init)
Dentry cache hash table entries: 2048 (order: 2, 16384 bytes)
Inode cache hash table entries: 1024 (order: 1, 8192 bytes)
Mount-cache hash table entries: 512 (order: 0, 4096 bytes)
Buffer-cache hash table entries: 1024 (order: 0, 4096 bytes)
Page-cache hash table entries: 4096 (order: 2, 16384 bytes)
CPU: SH7750/SH7751
POSIX conformance testing by UNIFIX
PCI: Using configuration type 1
SH7751 PCI: Finished initialization of the PCI controller
Linux NET4.0 for Linux 2.4
Based upon Swansea University Computer Society NET3.039
Initializing RT netlink socket
Starting kswapd
devfs: v1.12c (20020818) Richard Gooch (rgooch@atnf.csiro.au)
devfs: boot_options: 0x1
pty: 256 Unix98 ptys configured
SuperH SCI(F) driver initialized
ttySC0 at 0xffe00000 is a SCI
ttySC1 at 0xffe80000 is a SCIF
RAMDISK driver initialized: 16 RAM disks of 4096K size 1024 blocksize
PPP generic driver version 2.4.2
PPP Deflate Compression module registered
PPP BSD Compression module registered
8139too Fast Ethernet driver 0.9.26
PCI: Enabling device Realtek Semiconductor Co., Ltd. RTL-8139/8139C/8139C+ (0000 -> 0003)
PCI: Setting latency timer of device Realtek Semiconductor Co., Ltd. RTL-8139/8139C/8139C+ to 64
eth0: RealTek RTL8139 Fast Ethernet at 0xbd000000, 00:20:ed:09:38:79, IRQ 2
PCI: Enabling device Realtek Semiconductor Co., Ltd. RTL-8139/8139C/8139C+ (#2) (0000 -> 0003)
PCI: Setting latency timer of device Realtek Semiconductor Co., Ltd. RTL-8139/8139C/8139C+ (#2) to 64
eth1: RealTek RTL8139 Fast Ethernet at 0xbd000100, 00:20:ed:09:38:78, IRQ 5
Cronyx Ltd, Synchronous PPP and CISCO HDLC (c) 1994
Linux port (c) 1998 Building Number Three Ltd & Jan "Yenya" Kasprzak.
HDLC support module revision 1.02 for Linux 2.4
physmap flash device: 4000000 at 8000000
CFI: Found no Physically mapped flash device at location zero
Probing for flash chips at 0x00000000:
Found: AMD AM29LV320DB
number of JEDEC chips: 1
7751RGN : Flash at 0x00000000
Using configured partition at 0x00008000.
Creating 5 MTD partitions on "7751RGN FLASH":
0x00000000-0x00008000 : "flash_boot"
0x00008000-0x00010000 : "data_setting"
0x00010000-0x00100000 : "kernel"
0x00100000-0x003f0000 : "file_system"
0x003f0000-0x00400000 : "default_mac"
Reset BRW404 Configure Data Button Driver version 1.0

[text:fullboot.txt]

Recovery ?

Not yet found.